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A bs; t r act the sub-mA level, amounting to 10 to 20% of thle total Low-power and high-speed circuit techniques are described for 1-17 battery operated SRAMs. A design concept is shown that uses two kinds of MOSFETs different in threshold voltages to reduce power dissipation due to the subthreshold leakage current in both standby and active modes. We propose a step-down boosted wordline scheme to reduce power dissipation in the memory array to 57% while accelerating the sensing speed. A novel bidirectional differential internal-bus architecture providmes data transmission that is 45% faster than in the conventional architecture, yet without area or power active power. For long battery life, power consumption including leakage current must be reduced in not only standby but also active mode.
In this paper, we describe a design concept that reduces leakage current in both standby and active modes, and propose a step-down boosted wordline scheme, a novel bidirectional differential. internal-bus architecture, and a charge-recycling 1/0 buffer incorporating a data transition detector. We also present experimental results for a 1-Mb SRAM fabricated using 0.5-pm singlepolysilicon triple-metal CMOS technology. [5] because the subthreshold leakage current in the active mod:e is estimated to exceed --the leakage current and access time by using the design concept shown in Fig. 1 . A high-Vth MOSFET is applied to the cascode-connected MOSFET connescted to the power or ground line directly. This is a.n e:ffective way to suppress the threshold-voltage increase in highVth MOSFETs due to the bodyeffect. To reduce area, high-Vth MOSFETs &A and QB are shared among logic gates that have the same input through a locad powerline. High-Vth MOSFETs are applied on tbe noncritical paths, and low-Vth MOSFETs are applied on the critical path. This reduces delay time in the critical path and cuts off leakage current in all logic gates except those on the critical path. Drivers, consisting of a low-Vth Pch MOSFET and a high-Vth Nch MOISFET, are applied to achieve large drivability for heavy capacitance loads. Their output is set high to cut off leakage current during standby.
Circuit Techniques
A main-decoder configuration based on this concept is shown in Fig. 2 
. 2
Step-down boosted wordline scheme
Memory cells are composed of high-Vth MOSFETs t o reduce leakage current. Although it is possible to use the boosted wordline technique to reduce access time, using it increases the power dissipation in the memory array. We thus propose a step-down boosted wordline scheme to reduce the power dissipation while accelerating sensing speed. This scheme is shown in Fig. 3 .
The scheme features a boosted-pulse generator and wordline voltage selectors. The boosted voltage is generated using metal-insulator-metal (MIM) capacitors.
These capacitors are embedded along the word driver array to get enough capacity and to reduce area by using a capacitor electrode as a transmission line of the boosted voltage. The selected-wordline voltage is controlled by Q3 and Q4. To activate Q3, the boosted voltage is applied to the gate node t o prevent Vth drop. The boost period is determined by the width of the address transition detection (ATD) pulse. Except in the circuit, selected by the main-wordline, the leakage current is cut off by the high-Vth MOSFETs.
A simulated waveform of the sub-wordline is shown in Fig. 4 . At the beginning of memory-cell access, the Step-down boosted wordline scheme.
wordline is boosted to more th.an 1.4 V a t a 1-V power supply. Since the memory-cell drivability is improved by a fftctor of two, the bitline transition is accelerated. After ];he sensing operation, (23 is turned off and Q4 is turned on. The wordline voltage is t,hen set to the supply voltage. This scheme-is useful for reducing the power consumption in the memory array because the cell current is reduced by half after the stored data. are 0utpu.t to the bitlines. Figure 5 shows the current consumption for various operating frequencies. The simulation :results indicate that the power dissipation can be reduced by 43% a t 10-MHz compared with a conventional boosted wordline scheme. 
Low-Power differential interna.1-bus architecture
Differential data transmission can be used to decrease the delay time between a memory array and 1/0 buffers. It is important to reduce both the area and the power dissipation. Our proposed differential internal-bus architecture is shown in Fig. 6 . The bidirectional transmission contributes to area reduction. However, the conventional bidirectional buffer increases stray capacitance because both the driver and receiver are connected to the data bus. Our bidirectional buffer features Q5 and Q6, which work as pulldown transistors during write operations and as transfer gates during read operations. The input capacitance of the receivers is thus separated from the data bus. Furthermore, this architecture consumes no static current.
A high-level signal, which is provided through a datatransmission line, controls the gate-input Pch MC)SFET and the source-input Nch MOSFET in the receiver to the off-state, cutting the current path from VDD to the ground. A charge on the bus transiting from high to low is recycled t o a charge on the bus transiting from low to high through the charge-recycling line. Since the charge is recycled only among 1/0 buffers that transit data, power dissipation is reduced efficiently. To enhance recycling efficiency for timing skew, capacitor CRCYC is added to the charge-recycling line. Figure 10 shows the simulated waveforms of the 1/0 buffer; $0 and $1 are equalize pulses boosted t o more than 1.6 V a t a 1-V power supply. T h e charge on the DO bus is recycled to the D1 bus. Charge recycling achieves, in theory, a maximum efficiency of 50%. T h e pulse width for charge recycling is set to 5 ns to suppress access time increase. Therefore, the recycle efficiency of this circuit is about 30%. 
Itzxperimental Results
We have designed a 1-V operation 1-Mb SRAM, using 0.5-pni CMOS technology, to confirm the circuit techniques discussed in this paper. Current sense amplifiers were adopted t o reduce the sensing delay Total simulated power dissipation during a read cycle (Fig. 11 ) was reduced to 77% by using a step-down boosted wordline schemle and charge-recycling I/O buffers.
A microphotograph of the test chip is shown in Fig.  12 . The chip size was 16-mmx 12.65-mm. The operating waveforms are shown in Fig. 13 . The measured addressaccess time was 75-ns. Power consumption at 10-MHz operation with 30-pF load was 3.6 m W in the write cycle and 4.8 m W in the read cycle. A low standby power of 1.2-pW was achieved by using high-Vth MOSFETs.
These 'power dissipations were low enough to guarantee long battery life. Table 1 
Summary
We have described a design concept for reducing leakage current in both the active and standby mode -for 1-V battery-operated SRAMs. A step-down boosted wordline scheme, a novel bidirectional differential internalbus architecture, and a charge-recycling 1/0 buffer with a data-transition detector were proposed. The measured power consumption and address access time were 4.8-mW and 75-ns, and the standby power of 1.2-pW was achieved for a 1-V 1-Mb SRAM fabricated using 0.5-pm CM OS technology.
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Fig. 12.
Microphotograph of l-V l-Mb SRAM.
